In this paper we present a study of the causes of inherent imbalance in a DRAM sense amplifier. Refresh time measurements are used to assess this imbalance before and after hot carrier stress. The stress effect on the sense amplifier is compared to simulations using a circuit hot electron effect simulator. This analysis shows that the latch transistor threshold voltage variation, rather than layout capacitance difference, is the cause for the original imbalance. 
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milliseconds to degrade (due to rubthrhold leakage of the transfer gate device) to a level where tho mgnal to the sense amplifier falls below 50 mV. This 'refresh time' (tref) depends on the stored '1' level, which, in t u n , determines the drain-source potential of the c d tranrfer device under the subthreshold conditions. Assuming that the leakage is predominantly due to the transfer gate device, we can derive an analytical expression for tref M shown in the appendix, simulator that the hot electron stress effects are different for these two cases and that experimental results will point to the correct cause.
The first possible cause for the imbalance, layout capacitance, can be simulated by adding 0.03 pF to the sense node (V1 in Fig. 2 ) on the storage cell side to match the initial imbalance shown in Table 1 Fig. 2 ) to be 50 mV higher than that of the right side (M2 in Fig. 2 ) so that the pre-stress measured imbalance is again matched. This time the post-stress simulations showed that the AVf imbalance qualitatively agreed with the experimental results (see Table 2 ) and identified that T2 had the most stress. Note that Vfl decreases correctly in agreement with the data. Experimentally, sub-.sequent isolation of the scnrc transistors after rtrcsr did indeed show the Vt to be higher on one side. Note that when reading a '1' the same type of degradation would also occur but this time in T1 of Fig. 2 . In circuit sensing operation, isolation transistors (T1 and T2) work aa a load to latch transistors (M1 and M2) so that stress of T1 or T2 will affect the sensing imbalance. 
Summary
It haa been found that:
1. The inherent imbalance in a DRAM sense amplifier was assessed using refresh time measurements and it was found to degrade with hot carrier induced stress.
2. An accurate hot carrier effect simulator can be used to identify the particular transistors that are susceptible to hot carrier stress in the circuit.
3. The latch transistor threshold voltbge d a t i o n , rather than layout capacitance difference, is the cause for the original imbalance in DRAM sense amplifier.
In conclusion, the inherent imbalance in DRAM sense amplifier can degrade due to hot carrier induced strerr causing '0' sensing problems. These can be avoided by correctly identifying the procm/layout arymmetty and the tranristorr that arc surceptiblc to hot carrier rtrerr in the circuit.
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